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Fig. 1(a) A signal spectrum. (b) The sampled signal spectrum
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Abstract – Oversampled converters trade transmission band-
width for resolution. An idealized model gives insight into the
signal encoding and thus how signals can be manipulated.
Oversampling offers a form of signal processing that requires
simple processing elements capable of exploiting the growing
clock speeds available in integrated solutions and avoids the
need for analog circuitry. This paper reviews common opera-
tions that can be performed on oversampled signals.
I. INTRODUCTION
Oversampled converters are widely used in consumer
audio products[1] where they provide high resolution at
low cost using low voltage supplies. Their advantages arise
because they need only a single level comparator[2] and
achieve fine resolutions by sampling beyond the normally
assumed sampling frequency limit. Evolving higher logic
speeds suggest feasible uses for oversampling techniques in
IF and RF processing[3], but these applications require a
wider repertoire of oversampled processing components.
In an oversampled converter, the analog signal is quan-
tized to just two levels and thus the output power spectrum
has a component representing the analog signal plus severe
corruption attributable to the extreme quantization. Fortu-
nately, converter designs distribute the energy of the quan-
tization noise in frequency bands largely away from signal
frequencies so that a significant proportion of quantization
noise can be separated from the restored signal.
A simple feedback configuration can perform the con-
version function but its form tends to obscure explanations.
In this paper the configuration is transformed to give a
simpler idealized open-loop arrangement which is behav-
iorally equivalent and which exposes the relationship be-
tween the converter’s parameters and its performance.
Methods have been proposed, for example, for the addi-
tion of oversampled bit-streams by interleaving them, how-
ever this increases the required output channel band-
width[4]. Other authors have used oversampled bit-streams
in hybrid multiplication schemes[5] but the result demands
an analog channel. The model shown here reveals how
oversampled signals are encoded and how basic signal
processing operations can generate binary data-streams
without higher data rates or elaborate arithmetic.
II. OVERSAMPLING
In the digital processing of analog signals, the analog
signal is both quantized and sampled. Following Widrow’s
classic analysis[6], the quantization error is often character-
ized by noise with a rectangular probability density func-
tion that extends from an amplitude of zero up to the quan-
tization interval q. The probability density is assumed to be
uniform and therefore equal to 1/q. It is also commonly
assumed that the quantization errors are independent[7].
Occasionally this assumption is invalid but usually the
quantization errors can be modeled adequately by a white
noise source with a total noise power of q2/12.
Sampling introduces aliasing errors. The sampled signal
spectrum repeatedly folds about multiples of half the sam-
pling frequency. Fig. 1(a), for example, shows a signal
spectrum and Fig. 1(b) shows the spectrum of the signal
sampled at a rate of 100 samples per second and passed
through a zero order hold. Errors occur because the tails of
the folded spectra interfere with one another. Oversampling
reduces the overlap and hence reduces aliasing errors.
Symmetry implies that the power distribution of sampled
signals can be characterized by their spectrum over fre-
quencies from zero to half the sampling frequency. Quanti-
zation errors are not band limited unless they are specially
treated but, when folded and attributed to the lower fre-
quency band, form a rectangular spectral distribution that
accounts for the aggregate quantization power. Fig. 2(a)
illustrates the folded spectrum of a sampled data signal
with its broadband quantization noise included. Fig. 2(b) is
the spectrum of the same signal sampled at a higher rate.
The total quantization noise power is unchanged but the
new sampling rate alters the frequency at which spectral
folding takes place. The quantization noise power is there-
fore stretched over a wider band and consequently the spec-
tral density of the quantization noise is lowered.
Sampling at a frequency of 2Ω ensures that there is no
aliasing of a signal which is band-limited in the frequency
band (0,Ω). The total quantization error of q2/12 spread
uniformly over the band (0,Ω) gives a power spectral den-
sity of q2/(12Ω). The spectral envelope of the signal is un-
affected by doubling the sampling frequency to 4Ω but the
quantization noise is then spread over a bandwidth of 2Ω
and its spectral density reduced to q2/(24Ω). The band-
limited signal can be filtered by a low-pass filter. At higher
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Fig. 2(a) A schematic sampled data spectrum with quantization noise.
(b) The same spectra sampled at a higher rate.
frequencies the broadband quantization noise will be at-
tenuated and the total quantization noise reduced. For in-
stance with a sample rate of 4Ω, quantization noise be-
tween Ω and 2Ω can be removed without substantially in-
terfering with the signal. The total quantization noise
power, given by the integral of the product of the band-
width of the noise times its spectral density, is then halved.
Fig. 3(a) shows a sampled signal with a bandwidth equiva-
lent to a period of around 600 samples. Fig. 3 (b) is the
same sampled signal quantized using a quantization inter-
val of 0.25. Fig. 3(c) is the quantized signal filtered by a
low-pass moving average filter averaging over 64 samples.
It has introduced a delay of 32 samples but has visibly re-
duced the quantization noise
Although illustrated here by signals with power concen-
trated at low frequencies, the technique can be applied to
any band-limited signal wherever that band limit is in the
spectrum. Ultimately with sufficient over-sampling, a
waveform can be adequately reconstructed from a quan-
tized version quantized using just two quantization levels.
III. SIGMA-DELTA CONVERTERS
Sigma-Delta converters are common devices for creating
coarsely quantized oversampled signals. There are many
configurations of Sigma-Delta converters[8]. Even the sim-
plest configuration is difficult to analyze but following ear-
lier work[9] the configuration can be transformed into an
idealized equivalent that offers simpler explanations.
A. The basic converter.
In the basic form of a Sigma-Delta converter shown
Fig. 4(a), a feedback loop is formed around a filter, Φ, a
threshold device and a sampler. A key benefit arises from
the simple quantizer that has a single threshold[10]. The
output of the threshold device is 0 or 1 and the sampler
provides a binary sampled output. The feedback path con-
verts the digital output to analog levels and introduces a
delay. Variations on this configuration use various filters
and sometimes converters are cascaded. I consider a simple
form with an integrator in the place of the filter Φ.
B. Transformation.
The first transformation, shown in Fig. 4(b), replaces the
integrator, Φ, with two integrators that together have the
same effect as the original in the forward path.
Assuming the logical outputs of 0 and 1 are translated
into the corresponding analog levels of 0 and Q, nothing
will be added by the integrator in the feedback loop when
the output of the converter is 0. If the time constant of the
integrator is τ and the period between samples is T, then a
further Q × T/τ will be added by the feedback integrator at
the end of a sampling period when the converter output is
a 1. The feedback path therefore, after integration, feeds
back an integral number of quanta of magnitude QT/τ. If
the number of quanta is m and the input integrator output is
x then the threshold device performs the test x − mQT/τ > 0.
This can be rearranged to give xτ/(QT) − m > 0 and the
outcome of the test generated by dealing entirely in integers
and hence digitally. The test is R(xτ/(QT) + ½) − m > 0,
where the function R rounds its argument to the nearest
integer and is equivalent to a multilevel quantizer with a
quantization step of 1. The additional ½ can be absorbed in
the quantizer design or in the initial conditions of the input
integrator. Fig. 4(b) shows a revised configuration with a
digital feedback integrator, the added multilevel quantizer
and the additional gain of τ/(QT).
The threshold device can be made redundant by choos-
ing operating conditions that restrict the threshold device’s
input, R(xτ/(QT) + ½) − m, to either 0 or 1. In these cir-
cumstances, the feedback loop, now in the digital domain
and without the threshold device, can be replaced by an
equivalent derived using the classic result:
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This transfer function forms the difference of successive
samples and gives an indication of the rate of change of the
output of the quantizer. The Sigma-Delta converter is there-
fore equivalent to the idealized configuration of Fig. 4(d).
C. Operational bounds.
In the converter shown in Fig. 4(d), a zero is output from
the converter when there is no change in the quantizer out-
put between adjacent samples. If there is a rise of one quan-
tization interval over one sample interval then the differ-
ence is 1 and the converter output is a 1. A larger rate of
change however will generate an output that cannot be rep-
resented in a single bit and exceeds the operating restric-
tions that led to the elimination of the threshold device.
This constrains the rate of change at the input to the quan-
tizer. For an input to the converter of amplitude A, the input
to the quantizer changes by T × A/(QT) in one sample in-
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Fig. 3 (a) A band limited sampled waveform. (b) The sampled waveform
quantized with a quantization interval of 0.25. (c) The quantized wave-
form filtered by a low-pass 64-sample moving average filter.
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Fig. 4 Block diagrams of the transformation of a Sigma-Delta converter:
(a) The basic converter. (b) The displacement of the filter Φ. (c) The feed-
back loop moved to a digital section. (d) Idealized open-loop equivalent.
terval. This change must not exceed one quantization inter-
val, hence A ≤ Q. Similarly, if the rate of change recorded
by the digitizer is negative then the result cannot be ac-
commodated in the binary output channel. The bounds on
the converter input are therefore 0 ≤ A ≤ Q and the gain
provided by the converter with an output in the range 0 to 1
is 1/Q. This bound is impractical since it implies that the
integrator in Fig. 4(d) has a monotonically increasing out-
put. However, Fig. 4(d) is an idealization thus the impracti-
cal bound is acceptable provided care is taken in interpret-
ing the internal behavior of the idealized configuration.
As it stands the model does not permit the input of bipo-
lar signals. Restricting the input to ±Q/2 and adding a bias,
as shown in Fig. 5, accommodates this.
D. Reconstruction of the analog signal.
The output of the Sigma-Delta converter is a bit-stream
operating at a relatively high bit-rate with a high level of
high frequency quantization noise. A multilevel digital sig-
nal can be extracted by passing the bit-stream through a
low pass digital filter or if an analog output is required an
analog or hybrid low pass filter to attenuate folded spectra
as well as quantization noise.
IV. NOISE SHAPING
The model shows that the Sigma-Delta converter effec-
tively biases and filters the incoming signal before quanti-
zation and provides further digital filtering after quantiza-
tion. The combined effects of the input and the output fil-
ters restore the signal components in the output but only the
output filters affect the quantization noise. Fig. 6 illustrates
the changes in spectra through a converter followed by a
post-processing digital filter, Γ(z).
The input integrator emphasises the low frequencies in
the signal. The quantizer adds quantization noise with a
uniform broadband spectrum and the combination of signal
and noise pass through a differencing element that restores
the signal spectrum but exaggerates the high frequency
components of the noise and reduces the low frequency
components. Finally, a low-pass filter removes power in
the frequencies dominated by the noise and hence reduces
the effects of quantization.
Overall the converter restores the input signal but adds
broadband noise that is shaped by output filters. With a
signal in the band (0, Ω) and an oversampling ratio of k, the
sampling frequency is 2kΩ. The power spectral density of
the quantization noise generated by the quantizer distrib-
uted over the band (0, kΩ) and referred to the input levels is
therefore Q2/(12kΩ). After differencing this becomes
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If the low pass output filter is ideal this quantization
noise will be wholly attenuated outside the band (0, Ω), and
the total noise power reduced to
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T is 1/4πkΩ hence ΩT is 1/4πk and is small because the
oversampling ratio k will be moderately large, therefore
using a series expansion the noise power is approximately
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The bound on the input signal is ±Q/2. The maximum
signal power is Q2/4 giving a signal to noise ratio of
144π2k3. In decibels this is approximately 31.5 + 30log10k.
V. THE PROCESSING ELEMENTS
A. The signals
In the oversampled converter, an analog input is con-
verted to a bit-stream. The analog input can be restored,
subject to the inexactness introduced by sampling and
quantizing, by first obtaining a data-stream which is a
scaled and biased version of the bit-stream. This data-
stream carries the properly scaled spectral components of
the analog waveform that can be extracted by filtering out
the quantization noise and folded spectral components.
Arithmetically, bit-streams are scaled and biased ver-
sions of the data-streams that take values from the set
{−Q/2, Q/2}. If the represented data-stream is an then its
representative bit-stream is An = (an + Q/2)/Q and this im-
plies that the data-stream can be obtained from the bit-
stream by calculating an = Q(An − ½).
B. An adder
From an analog perspective, a bit-stream with amplitude
values {0, 1} incorporates a bias of ½. The effect of adding
two bit-streams is not only to create a sum but also to dou-
ble the bias. This excess bias must be removed to provide a
representative sum. When two bit-streams An and Bn repre-
sent data-streams then each data-stream, an and bn, can be
derived from its related bit-stream by the equations
( ) ( )½½ −=−= nnnn BQbAQa . (5)
The result should represent a data-stream yn = an + bn and
this is represented by a bit-stream, Yn, where
( ) ( )( )2121 QbaQQyQY nnnn ++=+= . (6)
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Fig. 5 Amended model with the input bias added for bipolar operation.
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Fig. 6 The transformation of the signal and quantization noise spectra.
Substituting the expressions for the data-streams into the
expression for the sum gives Yn = An + Bn − ½. There are
two problems with this result. Firstly, adding two binary
streams directly gives a result that can take on the values in
the set {0,1,2} given by the possible sums
211101110000 =+=+=+=+ .
The ternary results cannot be borne by a binary output
stream. Secondly, the bias integrated into the two bit-
streams takes the result outside of the domain of integers.
One way of dealing with this is to output a 0 or a 1 and
to carry forward any inconvenient residue from one bit in-
terval to the next. The process involves forming a sum of
the two bit-streams with any earlier residue and then sub-
tracting the surplus bias of one half. If the residue carried
forward at sample instant n is Rn, the aggregate is
Σn = An + Bn + Rn−1 − ½. When this aggregate is greater
than zero, a 1 can be output and deducted from the aggre-
gate. Any residue is carried forward. When the aggregate is
zero or less, it is carried forward unaltered and the output
receives a 0. So for an output bit-stream Dn the algorithm is
nnn
n
n
nnnnn DRDRBA −Σ=
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− 01
00
½ 1
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Alternatively the last step in this algorithm can be
incorporated into the first stage of the following
calculation, the residue can also be scaled without affecting
the result and because the output stream is binary, the
negation of the stream D can be expressed in terms of the
complement of the output, D . Thus the algorithm becomes
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The block diagram in Fig. 7(a) shows a configuration
that will perform this task. The adder is an elaborate com-
ponent but this can be reduced in complexity since the in-
puts are bit-streams Also the awkward bias terms are con-
stant so that their subtraction can be dealt with by integrat-
ing their effects into the structure of the adder. Only ele-
mentary small valued integer arithmetic is required.
This configuration is similar in form to the core of a
Sigma-Delta converter though in this case the components
operate entirely in the digital domain with the residue ac-
cumulator performing a digital integration function and
with negative feedback provided from the binary output of
a threshold device. The adder design can be reduced to the
diagram of Fig. 7(b) with an operator Θ, in this case addi-
tion, preceding the conversion of a multilevel digital signal
to a binary stream.
As an example, a sinusoid with a period of approxi-
mately 314 samples and its second harmonic were con-
verted to bit-streams. A portion of the bit-stream of the
higher frequency signal is shown in Fig. 8. The two bit-
streams were added in a bit-stream adder and the binary
result filtered by a 64-sample moving average low pass
filter. The outcome is shown in Fig. 9 (a) with the horizon-
tal axis indicating the time as a multiple of the sample in-
terval. The spectral components of the result are shown in
Fig. 9(b), which reveals the two major components and
negligible levels of quantization noise
C. A scaler
Another common signal processing operation involves
scaling a data-stream. For a data-stream an, scaling by a
factor m should produce a data-stream man. When man is
represented by the bit-stream Yn, its scaled version is repre-
sented by a sequence of the form
( )2/1 QmaQY nn += . (9)
Substituting the expression for an, which relates it to the
bit-stream An, gives the result
( )( ) ( ) ½½2/½1 +−=+−= nnn AmQAmQQY . (10)
Again the calculated values will not be restricted to those
in the set {0, 1} but once more the technique of carrying
forward any residue from a calculation can be employed to
create a binary stream. In this case the algorithm is
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For m = 2 for example the recurrence relation becomes
nnnn DA 234 1 +Σ+−=Σ − . (12)
Fractional values of m are awkward, if integer arithmetic is
preferred. However, the residues can be rescaled to restore
integer factors in the calculation so for example, for m=½
rescaling gives the recurrence relation
342 11 −+Σ+=Σ −− nnnn DA . (13)
D. Operations on a single bit-stream
Interchanging positive and negative values negates a
data-stream. For the representative bit-streams this simply
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Fig. 7 (a) A configuration that performs addition on bit-streams and gener-
ates a bit-stream output. (b) An equivalent simplified diagram.
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Fig. 9 (a) The sum of two sinusoids reconstructed from a bit-stream using
a moving average filter over 64 samples. (b) The power spectrum of show-
ing the power in the two added sinusoids and the low quantization noise.
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Fig. 8 The binary input representing a portion of a sinusoid.
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Fig. 10 (a) A reconstructed sinusoid. (b) The reconstructed sinusoid after
logically inverting the bit-stream. (c) The result of applying an inverted
exclusive OR operation to adjacent samples. (d) The result of applying an
AND operation on adjacent samples.
means inverting the ones and zeros, consequently the logi-
cal inverse of a bit-stream represents the arithmetic inverse
of a data-stream. Arithmetic negation therefore requires a
single logic inverter, and subtraction can be handled by
adding a logically inverted bit-stream.
Bit-streams can be translated into a ternary representa-
tion by forming the sum between consecutive bit-stream
values. If this result is biased and scaled then the ternary
data-stream has the values {-Q/2,0,Q/2} with the negative
values contributing to negative going parts of the repre-
sented waveform. If the negative values are made positive
then the negative going parts of the waveform are inverted
and the waveform is rectified. The combined operation of
adding, scaling and biasing is equivalent to performing the
logical negation of the exclusive-OR operation on consecu-
tive bit-stream samples. In the rectification process the ter-
nary values represent data-streams directly without bias.
An additional bias term must be included to convert the
result to a binary stream consistent with other biased bit-
streams. An algorithm for rectification and restoring the
bias level is
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Half-wave rectification is obtained by setting negative
ternary values to zero. This is equivalent to an algorithm
that forms a logical AND on neighboring bit-stream values:



≥Σ
<Σ
=++Σ+∧=Σ
−− 01
00
111
n
n
nnnnnn DDAA . (15)
Fig. 10(a) shows a reconstructed waveform, Fig. 10(b)
shows the reconstructed waveform inverted by logically
inverting its representative bit-stream. Fig. 10(c) shows the
full-wave rectified waveform generated by processing the
bit-stream with an exclusive-OR and Fig. 10(d) shows the
half-wave rectified sinusoid after the bit-stream has been
processed using an AND operation (The NOR operation
reproduces the alternate half cycles).
E. Multiplication
The scaled and biased product of two data-streams corre-
sponds to the representative bit-stream
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( ) ( )( ) ½¼½
2½½1
2
1
+++−×=
+−×−=






+
nnnn
nnnn
BABAQ
QBQAQQ
QbaQ
. (16)
To obtain a correctly biased result an additional ¼ must
be added and the spurious linear term in An and Bn sub-
tracted. Scaling the residue creates the recurrence relation
( ) 11 421)(24 −− +Σ+−++−=Σ nnnnnnn DBABAQ . (17)
This calculation is relatively simple, since An and Bn are
bit-streams. The terms involving the input streams result in
only two values — 0 or –2 — and mimic the truth table for
the exclusive-OR. The realization of such a multiplier is
therefore straightforward. However, bit-streams incorporate
substantial quantization noise in addition to the represented
data. This noise is normally concentrated at high frequen-
cies and is removed by filtering. Unfortunately, multiplica-
tion generates intermodulation products that may contribute
substantial noise components at the signal frequencies.
Fig. 11 shows, for example, the corrupted result of multi-
plying two bit-streams representing sinusoids after recon-
struction. The results are therefore not always satisfactory.
Incorporating filters at the input of the multiplier can re-
duce unwanted frequency components and reduce the de-
gree of intermodulation. An algorithm that filters an input
stream by forming a moving average over four samples and
before calculating the square of the smoothed result is
( ) ( )1162+++18 112321 −+Σ+−+ −−−−− nnnnnn DAAAAQ (18)
This algorithm does not involve complicated multipliers
since the bit-streams are all binary and cross products can
be provided by AND gates. Fig. 12(a) is the output of a
configuration that executes the squaring algorithm operat-
ing on a sinusoid with a frequency equivalent to about 628
samples. The algorithm averaged over 16 samples. The
output exhibits the frequency doubling that would be ex-
pected but, as shown in the spectrum of Fig. 12(b), the mul-
tiplier introduces negligible intermodulation products in
addition to the anticipated zero frequency term and the sin-
gle sinusoidal coefficient.
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Fig. 11 The reconstructed output of a simple bit-stream multiplier.
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Fig. 12 (a) The output of a squaring configuration with a sinusoidal input.
(b) The spectral components of a reconstructed squared sinusoid output
from a squaring configuration incorporating an input filter.
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Fig. 13 A block diagram of the first order filter.
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Fig. 14 (a) The restored output of the first order filter. (b) The spectral
components of the restored filter input and output signals.
F. A generalization
Operations can often be combined into single simple
processing elements. For example, several bit-streams can
be scaled individually then added in a single calculation.
Suppose the data-streams an, bn and cn to form the weighted
sum yn = maan + mbbn + mccn. Substituting expressions in-
volving the related bit-streams into the expression for the
output data-stream creates the recurrence relation
( ) 11 21
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This calculation offers the prototype for the construction
of FIR filters using delayed bit-streams as the input se-
quences. There are three approaches to filter design:
1. Filter the incoming bit-stream, obtain a
multilevel output and convert this to a bit-
stream using a Sigma-Delta converter;
2. Incorporate the filter in the Sigma-Delta
modulator;
3. Create filter building blocks such as
integrators from Sigma-Delta modulators.
The various options introduce different levels of quanti-
zation noise and complexity. The main circuit advantages
arising where single bit addition or multiplications take
place[11]. As an example a first order filter integrated with
a Sigma-Delta modulator creates the recurrence relation
( )12212 2 −−−−− −+Σ−Σ+−=Σ nnnnnnn DDNDA , (20)
where N is the approximate time constant of the filter
measured in sample intervals. Note that some of the arith-
metic is carried out on raw bit-streams and can be per-
formed economically. A substantial simplification can also
be made if N is a power of two. Fig. 13 shows a block dia-
gram of the filter arranged to show an inner loop that forms
a conventional Sigma-Delta converter but using integer
arithmetic. Fig. 14(a) is the reconstructed output waveform
of such a filter with an input bit-stream representing a peri-
odic input signal composed of ten harmonics. The filter
time constant was equivalent to roughly 256 samples.
Fig. 14(b) shows the spectral components of the recon-
structed input and output bit-streams. The first order filter
characteristics are clearly exposed in the darker bars repre-
senting the output spectrum.
VI. CONCLUSIONS
Increasing frequencies of circuit operation widen the
field for the application of oversampled techniques. This
demands a broader variety of signal processing operations
and fortunately there are readily analyzed, proven ranges of
signal processing operations that can be performed on bit-
streams. Bit-stream processing enables the complexity of
signal processing solutions to be reduced in return for
higher speeds of operation and in addition offers designers
the well-known benefits of oversampled converters that
avoid the need for analog component matching and permit
circuit operation at low voltages.
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